summaryrefslogtreecommitdiffstatshomepage
path: root/tests/inlineasm/rv32/asmsanity.py.exp
blob: c9d9b69d2479a896e09bc0f07f80a4e1b4a5cd9d (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
- slli
+ slli
- srli
+ srli
- srai
+ srai
- c_slli
+ c_slli
- c_srli
+ c_srli
- c_srai
+ c_srai
0 c_slli
0 c_slli
zero c_srli
s2 c_srli
s3 c_srli
s4 c_srli
s5 c_srli
s6 c_srli
s7 c_srli
s8 c_srli
s9 c_srli
s10 c_srli
s11 c_srli
a6 c_srli
a7 c_srli
tp c_srli
gp c_srli
sp c_srli
ra c_srli
t0 c_srli
t1 c_srli
t2 c_srli
t3 c_srli
t4 c_srli
t5 c_srli
t6 c_srli
x0 c_srli
x1 c_srli
x2 c_srli
x3 c_srli
x4 c_srli
x5 c_srli
x6 c_srli
x7 c_srli
x16 c_srli
x17 c_srli
x18 c_srli
x19 c_srli
x20 c_srli
x21 c_srli
x22 c_srli
x23 c_srli
x24 c_srli
x25 c_srli
x26 c_srli
x27 c_srli
x28 c_srli
x29 c_srli
x30 c_srli
x31 c_srli
zero c_srai
s2 c_srai
s3 c_srai
s4 c_srai
s5 c_srai
s6 c_srai
s7 c_srai
s8 c_srai
s9 c_srai
s10 c_srai
s11 c_srai
a6 c_srai
a7 c_srai
tp c_srai
gp c_srai
sp c_srai
ra c_srai
t0 c_srai
t1 c_srai
t2 c_srai
t3 c_srai
t4 c_srai
t5 c_srai
t6 c_srai
x0 c_srai
x1 c_srai
x2 c_srai
x3 c_srai
x4 c_srai
x5 c_srai
x6 c_srai
x7 c_srai
x16 c_srai
x17 c_srai
x18 c_srai
x19 c_srai
x20 c_srai
x21 c_srai
x22 c_srai
x23 c_srai
x24 c_srai
x25 c_srai
x26 c_srai
x27 c_srai
x28 c_srai
x29 c_srai
x30 c_srai
x31 c_srai
0l c_mv
0r c_mv
0b c_mv
0l c_add
0r c_add
0b c_add
0 c_jr
>s addi
<s addi
>s andi
<s andi
>s ori
<s ori
>s slti
<s slti
>s sltiu
<s sltiu
>s xori
<s xori
>s lb
<s lb
>s lbu
<s lbu
>s lh
<s lh
>s lhu
<s lhu
>s lw
<s lw
>s sb
<s sb
>s sh
<s sh
>s sw
<s sw
00 c_addi
>0 c_addi
<0 c_addi
<s c_addi
>s c_addi
00 c_andi
>0 c_andi
<0 c_andi
<s c_andi
>s c_andi
c_and
c_or
c_xor
>s c_lw
<s c_lw
>s c_sw
<s c_sw