summaryrefslogtreecommitdiffstatshomepage
path: root/tests/inlineasm/rv32/asmdivmul.py
diff options
context:
space:
mode:
authorAlessandro Gatti <a.gatti@frob.it>2024-08-25 16:28:35 +0200
committerDamien George <damien@micropython.org>2025-01-02 11:49:10 +1100
commit268acb714dd79fa5eeeb82c1fca022bc4ea126b7 (patch)
tree428ed75070ee89847fd5087095e3d7331d5f9b26 /tests/inlineasm/rv32/asmdivmul.py
parent3044233ea3726e9d8727d8f6a76f32c48e6fae5e (diff)
downloadmicropython-268acb714dd79fa5eeeb82c1fca022bc4ea126b7.tar.gz
micropython-268acb714dd79fa5eeeb82c1fca022bc4ea126b7.zip
py/emitinlinerv32: Add inline assembler support for RV32.
This commit adds support for writing inline assembler functions when targeting a RV32IMC processor. Given that this takes up a bit of rodata space due to its large instruction decoding table and its extensive error messages, it is enabled by default only on offline targets such as mpy-cross and the qemu port. Signed-off-by: Alessandro Gatti <a.gatti@frob.it>
Diffstat (limited to 'tests/inlineasm/rv32/asmdivmul.py')
-rw-r--r--tests/inlineasm/rv32/asmdivmul.py63
1 files changed, 63 insertions, 0 deletions
diff --git a/tests/inlineasm/rv32/asmdivmul.py b/tests/inlineasm/rv32/asmdivmul.py
new file mode 100644
index 0000000000..e1120c6f63
--- /dev/null
+++ b/tests/inlineasm/rv32/asmdivmul.py
@@ -0,0 +1,63 @@
+@micropython.asm_rv32
+def sdiv(a0, a1):
+ div(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def udiv(a0, a1):
+ divu(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def srem(a0, a1):
+ rem(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def urem(a0, a1):
+ remu(a0, a0, a1)
+
+
+print(sdiv(1234, 3))
+print(sdiv(-1234, 3))
+print(sdiv(1234, -3))
+print(sdiv(-1234, -3))
+
+print(udiv(1234, 3))
+print(udiv(0xFFFFFFFF, 0x7FFFFFFF))
+print(udiv(0xFFFFFFFF, 0xFFFFFFFF))
+
+print(srem(1234, 3))
+print(srem(-1234, 3))
+print(srem(1234, -3))
+print(srem(-1234, -3))
+
+print(urem(1234, 3))
+print(urem(0xFFFFFFFF, 0x7FFFFFFF))
+print(urem(0xFFFFFFFF, 0xFFFFFFFF))
+
+
+@micropython.asm_rv32
+def m1(a0, a1):
+ mul(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def m2(a0, a1):
+ mulh(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def m3(a0, a1):
+ mulhu(a0, a0, a1)
+
+
+@micropython.asm_rv32
+def m4(a0, a1):
+ mulhsu(a0, a0, a1)
+
+
+print(m1(0xFFFFFFFF, 2))
+print(m2(0xFFFFFFFF, 0xFFFFFFF0))
+print(m3(0xFFFFFFFF, 0xFFFFFFF0))
+print(m4(0xFFFFFFFF, 0xFFFFFFF0))