summaryrefslogtreecommitdiffstatshomepage
path: root/tests/extmod/asyncio_threadsafeflag.py
diff options
context:
space:
mode:
authoriabdalkader <i.abdalkader@gmail.com>2025-03-03 17:32:41 +0100
committerDamien George <damien@micropython.org>2025-04-22 12:39:01 +1000
commit399c10dc28eba4ddd163dd0e930529f1b81d514a (patch)
tree7af4b2350ea30d525ac9d934780b9ec967ae8475 /tests/extmod/asyncio_threadsafeflag.py
parentfa76d52edbbecf4b3dbc27238d4ec83fb88a55ff (diff)
downloadmicropython-399c10dc28eba4ddd163dd0e930529f1b81d514a.tar.gz
micropython-399c10dc28eba4ddd163dd0e930529f1b81d514a.zip
mimxrt/machine_uart: Enable CTS SION so it can be read.
The new CYW43 BTHCI UART backend requires CTS pin to be defined and readable. This patch enables the CTS pin SION bit to allow it to be read regardless of mux mode. Signed-off-by: iabdalkader <i.abdalkader@gmail.com>
Diffstat (limited to 'tests/extmod/asyncio_threadsafeflag.py')
0 files changed, 0 insertions, 0 deletions