summaryrefslogtreecommitdiffstatshomepage
path: root/ports/stm32/boards/make-pins.py
diff options
context:
space:
mode:
authorChris Mason <c.mason@inchipdesign.com.au>2021-02-17 11:07:34 +1100
committerDamien George <damien@micropython.org>2021-02-21 15:49:32 +1100
commit9d674cf7ab8570637dfab23811800e3b98babad9 (patch)
treec9a3b89e1da78298579209027d4a1057d301680e /ports/stm32/boards/make-pins.py
parent1342debb9b419f78566e173b55b67b15f0a89ee4 (diff)
downloadmicropython-9d674cf7ab8570637dfab23811800e3b98babad9.tar.gz
micropython-9d674cf7ab8570637dfab23811800e3b98babad9.zip
stm32/uart: Add support for LPUART1 on L0, L4, H7 and WB MCUs.
Add LPUART1 as a standard UART. No low power features are supported, yet. LPUART1 is enabled as the next available UART after the standard U(S)ARTs: STM32WB: LPUART1 = UART(2) STM32L0: LPUART1 = UART(6) STM32L4: LPUART1 = UART(6) STM32H7: LPUART1 = UART(9) On all ports: LPUART1 = machine.UART('LP1') LPUART1 is enabled by defining MICROPY_HW_LPUART1_TX and MICROPY_HW_LPUART1_RX in mpconfigboard.h. Signed-off-by: Chris Mason <c.mason@inchipdesign.com.au>
Diffstat (limited to 'ports/stm32/boards/make-pins.py')
-rwxr-xr-xports/stm32/boards/make-pins.py2
1 files changed, 2 insertions, 0 deletions
diff --git a/ports/stm32/boards/make-pins.py b/ports/stm32/boards/make-pins.py
index a91ed8a2c9..a195323318 100755
--- a/ports/stm32/boards/make-pins.py
+++ b/ports/stm32/boards/make-pins.py
@@ -14,6 +14,7 @@ SUPPORTED_FN = {
"I2S": ["CK", "MCK", "SD", "WS", "EXTSD"],
"USART": ["RX", "TX", "CTS", "RTS", "CK"],
"UART": ["RX", "TX", "CTS", "RTS"],
+ "LPUART": ["RX", "TX", "CTS", "RTS"],
"SPI": ["NSS", "SCK", "MISO", "MOSI"],
"SDMMC": ["CK", "CMD", "D0", "D1", "D2", "D3"],
"CAN": ["TX", "RX"],
@@ -24,6 +25,7 @@ CONDITIONAL_VAR = {
"I2S": "MICROPY_HW_ENABLE_I2S{num}",
"SPI": "MICROPY_HW_SPI{num}_SCK",
"UART": "MICROPY_HW_UART{num}_TX",
+ "LPUART": "MICROPY_HW_LPUART{num}_TX",
"USART": "MICROPY_HW_UART{num}_TX",
"SDMMC": "MICROPY_HW_SDMMC{num}_CK",
"CAN": "MICROPY_HW_CAN{num}_TX",