summaryrefslogtreecommitdiffstatshomepage
path: root/esp8266/hspi.c
diff options
context:
space:
mode:
authorAlexander Steffen <devel.20.webmeister@spamgourmet.com>2017-06-30 09:22:17 +0200
committerDamien George <damien.p.george@gmail.com>2017-07-31 18:35:40 +1000
commit55f33240f3d7051d4213629e92437a36f1fac50e (patch)
treeeec1d74319ec056ef143b9da734945f3b52cb203 /esp8266/hspi.c
parentbbced3b4bbc8fd7ed7843d39143b6c600adc2c60 (diff)
downloadmicropython-55f33240f3d7051d4213629e92437a36f1fac50e.tar.gz
micropython-55f33240f3d7051d4213629e92437a36f1fac50e.zip
all: Use the name MicroPython consistently in comments
There were several different spellings of MicroPython present in comments, when there should be only one.
Diffstat (limited to 'esp8266/hspi.c')
-rw-r--r--esp8266/hspi.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/esp8266/hspi.c b/esp8266/hspi.c
index 436fb4f6f4..554a50460f 100644
--- a/esp8266/hspi.c
+++ b/esp8266/hspi.c
@@ -28,7 +28,7 @@
/*
Wrapper to setup HSPI/SPI GPIO pins and default SPI clock
spi_no - SPI (0) or HSPI (1)
-Not used in Micropython.
+Not used in MicroPython.
*/
void spi_init(uint8_t spi_no) {
spi_init_gpio(spi_no, SPI_CLK_USE_DIV);
@@ -48,7 +48,7 @@ Configures SPI mode parameters for clock edge and clock polarity.
(1) Data is valid on clock trailing edge
spi_cpol - (0) Clock is low when inactive
(1) Clock is high when inactive
-For Micropython this version is different from original.
+For MicroPython this version is different from original.
*/
void spi_mode(uint8_t spi_no, uint8_t spi_cpha, uint8_t spi_cpol) {
if (spi_cpol) {
@@ -99,7 +99,7 @@ void spi_init_gpio(uint8_t spi_no, uint8_t sysclk_as_spiclk) {
// GPIO14 is HSPI CLK pin (Clock)
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTMS_U, 2);
// GPIO15 is HSPI CS pin (Chip Select / Slave Select)
- // In Micropython, we are handling CS ourself in drivers.
+ // In MicroPython, we are handling CS ourself in drivers.
// PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTDO_U, 2);
}
}