summaryrefslogtreecommitdiffstatshomepage
path: root/docs/reference/speed_python.rst
diff options
context:
space:
mode:
authorrobert-hh <robert@hammelrath.com>2023-04-04 16:12:45 +0200
committerDamien George <damien@micropython.org>2023-05-23 09:53:24 +1000
commit20fd22edad051384b9cd929d925a91d607fbed8d (patch)
tree561059c26e499fdc8096571292d1ffa874b4dcf4 /docs/reference/speed_python.rst
parent2a38531d73a9795c479635162c0609f6328e088c (diff)
downloadmicropython-20fd22edad051384b9cd929d925a91d607fbed8d.tar.gz
micropython-20fd22edad051384b9cd929d925a91d607fbed8d.zip
samd/machine_uart: Add support for UART hardware flow control.
By specifying rts=pin(x) and/or cts=Pin(x) in the constructor. The pad numbers for the UART pins are fix in this case: TX must be at pad 0, RX at pad 1, RTS at pad 2 and CTS at pad 3. repr(uart) shows the pin names for rts and cts, if set. In case of a RX overflow, the rx interrupt will be disabled instead of just discarding the data. That allows RTS to act. If RTS is inactive, still 2 bytes can be buffered in the FIFO. Signed-off-by: robert-hh <robert@hammelrath.com>
Diffstat (limited to 'docs/reference/speed_python.rst')
0 files changed, 0 insertions, 0 deletions