summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
authorJim Lipsey <jim.lipsey@ricres.org>2023-10-12 17:14:52 -0500
committerDamien George <damien@micropython.org>2024-02-01 11:21:44 +1100
commit0285cb2bf4a317490364b9249f25ca0eaa6af3ef (patch)
treeb7599072e4f4b202fb7bdaa909ed4f89088028e1
parent457f2ccf804dd0e9a770984ed11f2568c2fcd958 (diff)
downloadmicropython-0285cb2bf4a317490364b9249f25ca0eaa6af3ef.tar.gz
micropython-0285cb2bf4a317490364b9249f25ca0eaa6af3ef.zip
stm32/boards/ARDUINO_PORTENTA_H7: Add pin configuration for SPI1.
Currently, only the processor's SPI2 bus is enabled (though the related pins are labeled SPI1 in the Portenta H7 documentation). This commit enables the processor's SPI1 bus, which is accessible via the board's high-density connectors. Signed-off-by: Jim Lipsey <github@lipsey.org>
-rw-r--r--ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h7
1 files changed, 6 insertions, 1 deletions
diff --git a/ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h b/ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h
index e2e6956a47..ace63e016b 100644
--- a/ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h
+++ b/ports/stm32/boards/ARDUINO_PORTENTA_H7/mpconfigboard.h
@@ -170,7 +170,12 @@ extern struct _spi_bdev_t spi_bdev;
#define MICROPY_HW_I2C3_SCL (pin_H7)
#define MICROPY_HW_I2C3_SDA (pin_H8)
-// SPI
+// SPI buses
+#define MICROPY_HW_SPI1_NSS (pin_C13)
+#define MICROPY_HW_SPI1_SCK (pin_B3)
+#define MICROPY_HW_SPI1_MISO (pin_B4)
+#define MICROPY_HW_SPI1_MOSI (pin_D7)
+
#define MICROPY_HW_SPI2_NSS (pin_I0)
#define MICROPY_HW_SPI2_SCK (pin_I1)
#define MICROPY_HW_SPI2_MISO (pin_C2)