summaryrefslogtreecommitdiffstatshomepage
path: root/tests/pyb/uart.py
diff options
context:
space:
mode:
authorDamien George <damien.p.george@gmail.com>2015-05-28 11:06:12 +0100
committerDamien George <damien.p.george@gmail.com>2015-05-28 11:06:12 +0100
commit6d1ff7e9665c253b26fec0f7696107ff8446185c (patch)
tree88f7508387f62f48ae2e5fa0f1582dc4676fdef9 /tests/pyb/uart.py
parent17d9b5006dc8dc585de6c52abfb1a65487e0d16d (diff)
downloadmicropython-6d1ff7e9665c253b26fec0f7696107ff8446185c.tar.gz
micropython-6d1ff7e9665c253b26fec0f7696107ff8446185c.zip
tests: Add tests to create valid and invalid UART, I2C, SPI, CAN busses.
Diffstat (limited to 'tests/pyb/uart.py')
-rw-r--r--tests/pyb/uart.py8
1 files changed, 8 insertions, 0 deletions
diff --git a/tests/pyb/uart.py b/tests/pyb/uart.py
index dff5a56878..cb0be91c0b 100644
--- a/tests/pyb/uart.py
+++ b/tests/pyb/uart.py
@@ -1,5 +1,13 @@
from pyb import UART
+# test we can correctly create by id or name
+for bus in (-1, 0, 1, 2, 3, 4, 5, 6, 7, "XA", "XB", "YA", "YB", "Z"):
+ try:
+ UART(bus, 9600)
+ print("UART", bus)
+ except ValueError:
+ print("ValueError", bus)
+
uart = UART(1)
uart = UART(1, 9600)
uart = UART(1, 9600, bits=8, parity=None, stop=1)