summaryrefslogtreecommitdiffstatshomepage
path: root/py/objlist.c
diff options
context:
space:
mode:
authorDamien George <damien.p.george@gmail.com>2017-03-28 12:54:01 +1100
committerDamien George <damien.p.george@gmail.com>2017-03-28 12:54:01 +1100
commitff927cb106a6a74bd04f729bc0c1fded6955881f (patch)
tree24e7dc212fe465e172a36432cbebe62f2b2adad9 /py/objlist.c
parent9a1b3da158baf1882777f97212616ca3fe925963 (diff)
downloadmicropython-ff927cb106a6a74bd04f729bc0c1fded6955881f.tar.gz
micropython-ff927cb106a6a74bd04f729bc0c1fded6955881f.zip
stmhal/spi: Clean and/or invalidate D-cache before SPI DMA transfers.
On MCUs with a cache (eg F7) this must be done or else the SPI data that is transferred is incorrect.
Diffstat (limited to 'py/objlist.c')
0 files changed, 0 insertions, 0 deletions