summaryrefslogtreecommitdiffstatshomepage
diff options
context:
space:
mode:
authorFabian <ruffy91@users.noreply.github.com>2015-12-18 08:28:36 +0100
committerDamien George <damien.p.george@gmail.com>2015-12-18 22:16:49 +0000
commitd0f31ccf33bb620b4e8354dea54ae4fb666b31da (patch)
tree9220217c3917a77845565e583a7cccc8c1c043a3
parentda199e4407f38c170179c33aef862fd5109145e2 (diff)
downloadmicropython-d0f31ccf33bb620b4e8354dea54ae4fb666b31da.tar.gz
micropython-d0f31ccf33bb620b4e8354dea54ae4fb666b31da.zip
stmhal: Change PLL configuration for STM32F7DISC.
Changes USB clock from 50MHz to 48MHz which improves USB communication.
-rw-r--r--stmhal/boards/STM32F7DISC/mpconfigboard.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/stmhal/boards/STM32F7DISC/mpconfigboard.h b/stmhal/boards/STM32F7DISC/mpconfigboard.h
index bc2f3fdc74..0bfb54a627 100644
--- a/stmhal/boards/STM32F7DISC/mpconfigboard.h
+++ b/stmhal/boards/STM32F7DISC/mpconfigboard.h
@@ -18,11 +18,11 @@
#define MICROPY_BOARD_EARLY_INIT STM32F7DISC_board_early_init
void STM32F7DISC_board_early_init(void);
-// HSE is 8MHz
+// HSE is 25MHz
#define MICROPY_HW_CLK_PLLM (25)
-#define MICROPY_HW_CLK_PLLN (400)
+#define MICROPY_HW_CLK_PLLN (336)
#define MICROPY_HW_CLK_PLLP (RCC_PLLP_DIV2)
-#define MICROPY_HW_CLK_PLLQ (8)
+#define MICROPY_HW_CLK_PLLQ (7)
#define MICROPY_HW_FLASH_LATENCY FLASH_LATENCY_6